← Browse all jobs

S

Lead RTL Engineer — Mixed-Signal IPs & SoC Integration

Silicon Labs Careers · India

FULL TIME

Job Description

Silicon Labs in Hyderabad, Pakistan, seeks an RTL Design Engineer for Mixed-Signal IPs to develop, integrate, and verify digital RTL blocks within analog-digital subsystems for low-power SoCs. You will collaborate with analog designers, define digital-analog interfaces, run co-simulations, and contribute to IP quality through lint, CDC, and synthesis readiness.

You will work with system architects and SoC teams to enable seamless IP integration, participate in design reviews, and drive robust

#J-18808-Ljbffr

Details

CompanySilicon Labs Careers
LocationIndia
TypeFULL TIME
Nichetech

Similar Jobs

T

Senior Azure DevOps Engineer: CI/CD & Cloud Automation

Tkxel

H

Senior AI Engineer (Remote)

Hired

I

Senior Cloud & Network Infrastructure Architect

INTECH Process Automation

O

VAVE Design Engineer - Tractor Cost Reduction

Outsized

B

Senior Frontend Architect (React) - Scale & Performance

Bayut | dubizzle