← Browse all jobs

S

Senior RTL Design Engineer - Mixed-Signal IP (Hybrid)

Silicon Labs Careers · India

FULL TIME

Job Description

Silicon Labs is seeking an RTL Design Engineer for Mixed-Signal IPs to develop and verify digital RTL blocks within mixed-signal subsystems. You will work with analog/mixed-signal teams to ensure low-power, high-quality IP delivery for integration into complex SoCs.

You will design synthesizable RTL, participate in reviews, and drive test plans and coverage with verification teams, leveraging Cadence AMS/VCS AMS tools and scripting for automation.

#J-18808-Ljbffr

Details

CompanySilicon Labs Careers
LocationIndia
TypeFULL TIME
Nichetech

Similar Jobs

T

Senior Azure DevOps Engineer: CI/CD & Cloud Automation

Tkxel

H

Senior AI Engineer (Remote)

Hired

I

Senior Cloud & Network Infrastructure Architect

INTECH Process Automation

O

VAVE Design Engineer - Tractor Cost Reduction

Outsized

B

Senior Frontend Architect (React) - Scale & Performance

Bayut | dubizzle